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Abstract
This paper presents a mixed-signal ECG front-end that uses
aggressive voltage scaling to maximize power-efficiency and fa-
cilitate integration with low-voltage DSPs. 50/60Hz interfer-
ence is canceled using mixed-signal feedback, enabling ultra-
low-voltage operation by reducing dynamic range requirements.
Analog circuits are optimized for ultra-low-voltage, and a SAR
ADC with a dual-DAC architecture eliminates the need for a
power-hungry ADC buffer. Oversampling and ∆Σ-modulation
leveraging near-VT digital processing are used to achieve ultra-
low-power operation without sacrificing noise performance and
dynamic range. The fully-integrated front-end is implemented
in a 0.18µm CMOS process and consumes 2.9µW from 0.6V.
Introduction
Symptoms of cardiovascular disease are often very inter-
mittent, necessitating ultra-low-power wearable ECG monitors
with long lifetimes. In order to minimize system power, digital
signal processing (DSP) can accomplish feature extraction and
data compression which reduces the power burden of data trans-
mission or storage. Recent biomedical DSPs leverage voltage
scaling (down to 0.5V) to improve energy-efficiency [1]. Ad-
ditional size and power benefits can be obtained by integrat-
ing the analog front-end (AFE) with the DSP back-end [2].
However, current AFEs rely on high supply voltages [3, 4] to
perform signal conditioning and accommodate aggressors like
electrode offset (EO) and power-line interference (PLI), limit-
ing their compatibility with low-voltage DSPs. Therefore, this
paper presents a mixed-signal front-end (MSFE) that leverages
a highly-digital architecture in order to operate from a 0.6V
supply which improves power-efficiency through voltage scal-
ing, and facilitates integration with low-voltage DSPs. This
work focuses on the design of ultra-low-voltage front-end ana-
log circuits aided by configurable and energy-efficient digital
processing at near-VT operation. A highly-integrated solution
is presented to demonstrate feasibility of a 0.6V system.
System Description
Supply voltage scaling is an effective way to achieve linear
and quadratic power reduction in analog and digital circuits
respectively. However, for ECG acquisition, PLI can be a limit-
ing factor for voltage scaling. For example, 5mVp−p of PLI with
40dB of front-end gain could easily saturate a sub-1V system
before digitization by the ADC. Therefore, the system archi-
tecture in this work is based on [4], but uses ∆Σ-modulation
to simultaneously achieve a larger PLI cancellation range and
low-noise performance as a key enabler for ultra-low-voltage op-
eration. The burden of signal processing is shifted to the digital
domain which is suitable for low-voltage systems. Compared to
[4], this work reduces the supply voltage from 1.5V to 0.6V and
optimizes analog circuits for ultra-low-voltage operation.
Shown in Fig. 1, a low-noise amplifier (LNA) gains the input
by 34.5dB, and ac-coupling achieves greater than ±300mV of
EO rejection as required [5]. A sinc anti-aliasing filter (SAAF)
provides an integrate-and-dump function at a sampling fre-
quency of fS=10kHz, resulting in a sinc frequency response
with notches placed at multiples of fS which are precisely in
the center of the aliasing bands. At the end of each integration
period, the signal is digitized by a 9b dual-DAC SAR ADC.
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Fig. 1. System block diagram of the 0.6V MSFE for ECG.
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Fig. 2. SAAF and ADC block and timing diagrams.
Any PLI in the signal is captured by a programmable digital
band-pass filter (BPF) and fed back to the input with an 8b
charge-redistribution DAC, cancelling PLI right at the input
to enable low-voltage operation. Moreover, this mixed-signal
topology creates an extremely sharp and tunable notch without
large passives required in purely analog systems. Since the fre-
quency content of ECGs is well below 100Hz, ∆Σ-modulation
and oversampling at 10kS/s are exploited to achieve greater
than 12mVp−p of PLI cancellation without introducing signif-
icant quantization noise with an 8b DAC. A decimation filter
removes out-of-band noise and reduces the data rate down to
312.5S/s, providing up to 10.8 ENOB at the output. All refer-
ence voltages are generated by 2b R-string DACs whose refer-
ence comes from a 400mV supply-independent reference, and an
on-chip oscillator and clock generator produce all clock phases.
Low-Voltage Mixed-Signal Circuit Design
The LNA is fully-differential to maximize signal range, and
uses passive feedback to accurately set gain and ensure good
linearity at 0.6V. Although the CMRR is limited to 70dB by us-
ing passive feedback, the CMRR requirements are relaxed since
the mixed-signal notch in this system filters out PLI. Switched-
capacitor common-mode feedback (SC-CMFB) is used to avoid
distortion from the CMFB loop with large signal swing at low
voltage. Although SC-CMFB introduces spikes at the switch-
ing frequency of 10kHz, the SAAF in this system also acts as a
spike reduction filter.
In addition to anti-aliasing and spike reduction, the SAAF
shown in Fig. 2 also provides a gain of GS = GM/(2fSCINT )
which is digitally tunable through GM and CINT . The SAAF
uses negative feedback to implement a linear transconductor
and avoids cascoding in order to operate at 0.6V. CINT is the
sum of a 4b switched-capacitor CD, and the sampling capaci-
tance CS , of the SAR ADC whose block diagram is shown in
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Fig. 4. Measured frequency response at the output of the SAAF.
Fig. 2. The ADC uses dual capacitive DACs, where switches S1
and S2 are complementary so that DAC1 and DAC2 alternate
between bit cycling and sampling so that only one of them adds
CS to CD during any given period. The interleaved dual-DAC
architecture effectively merges the ADC sampling capacitance
with the SAAF integrating capacitor, eliminating the need for
a power-hungry ADC buffer which is usually needed to drive
the input capacitance of a conventional SAR ADC. Finally, the
ADC full-scale is digitally tunable, providing up to 4.9dB of
embedded gain.
Fig. 3 shows the block diagram of the programmable digital
BPF based on [4], but optimized for area and integrated for
near-VT operation. The BPF takes the form of a frequency-
translated accumulator, and its center frequency and width are
tunable through ω0 and GPLI respectively. In this work, the si-
nusoids required for frequency translation are generated on-chip
using a direct-digital synthesizer (DDS) with 9b outputs, com-
prising a phase accumulator and a LUT as a phase to waveform
generator. The number of bits in the LUT is reduced by over 5×
when compared to [4] by storing only a quarter period and using
the sine-phase difference technique [6], requiring only 4Kgates.
The cosine phase is generated by adding an offset of pi/2 and
the LUT is used for both sine and cosine by time-multiplexing.
Measurement Results
A prototype was fabricated in a 0.18µm CMOS process. The
closed-loop frequency response of the SAAF output shown in
Fig. 4 demonstrates the digital programmability of the PLI
notch frequency and width. The total gain of the system can
be set between 34.5dB and 69.4dB by selecting one of the 60
SAAF and 4 ADC gain settings. At the lowest gain setting,
the MSFE can accommodate PLI up to 12.6mVp−p and an
input of 8mVp−p with 1% THD, meeting the requirement in
[5]. The LNA alone achieves a noise-efficiency-factor (NEF) of
5.32 using a 3dB bandwidth of 2.93kHz and 9.26µVrms of noise
integrated from 0.5Hz to 50kHz. Using the power-efficiency-
factor (PEF) introduced in [7] to account for the impact of
supply voltage scaling, the LNA achieves a PEF of 17. By in-
cluding the entire signal chain (LNA/SAAF/ADC/decimator),
the MSFE achieves an input-referred noise of 3.44µVrms in
a 156Hz bandwidth, well within the 50µVp−p specification
[5]. This corresponds to a signal dynamic range of 58dB de-
spite 0.6V operation, made possible by oversampling and ∆Σ-
modulation. The ADC INL/DNL, SNDR at Nyquist, and
FOM are 0.55/0.48LSB, 50dB, and 37.3fJ/conversion-step re-
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Fig. 5. Measured (a) input spectral density with a 60Hz, 8mVp−p
input, and (b) ECG, with the PLI notch off and on.
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 LNA, SAAF, ADC, Feedback DAC 770nW 
Digital PLI filter, Digital decimation filter 180nW, 34nW 
Leakage 166nW 
Total channel power (PLI notch off, on) 0.97µW, 1.15µW 
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 Current reference and bias network 80nW 
400mV supply-indep. ref. and buffers 1.32µW 
Oscillator (480kHz) and clock generation 310nW 
Total peripheral power 1.71µW 
 Total power (PLI notch off, on) 2.68µW, 2.86µW 
 [3] – ECG
D [4] – ECG [7] – Neural This Work – ECG 
Technology and VDD 0.5µm, 2V 0.18µm, 1.5V 65nm LP, 0.5V 0.18µm, 0.6V 
Power/channel 3.23µW (LNA, BPF) E4.4µW (ADC @ 2kHz) 0.86µW 5.04µW 1.15µW 
Blocks included in 
comparison LNA, BPF, ADC LNA, SAAF LNA, BPF, ADC 
LNA, SAAF, ADC, 
Decimator, PLI filter 
Power of peripheral blocks 8.5µW - - 1.71µW 
Peripheral blocks included in 
comparison 
BG ref., biasing, osc., clk gen, 
ADC buffer, ac-current gen - - 
400mV ref., ref. buffers, 
biasing, osc., clk gen 
Passband 
(IEC spec: 0.67-40Hz) 140Hz or 170Hz 0.12-100Hz 
1-300Hz (LFP) 
0.3-10kHz (spike) 0.02-156Hz 
Gain 49.5, 54, 59.1, 62.3dB 37-82dB 32dB (LNA) 34.5-69.4dB 
Input-referred noise 
(IEC spec: 50µVp-p for 10s) 
F1.1µVrms 
[170Hz] 
3.4µVrms 
[0.12-100Hz] 
4.9µVrms 
[300Hz-10kHz] 
A3.44µVrms 
[0.5-156Hz] 
Maximum input range 
(IEC spec: 8mVp-p) 
35mVp-p 10.8mVp-p 3.5mVp-p 8mVp-p 
NEF/PEF (LNA only) 5/50 8.3/103 C5.99/17.96 B5.32/17 
CMRR (IEC spec: 60dB) > 105dB > 60dB 75dB > 70.4dB 
Electrode offset tolerance 
(IEC spec: ±300mV) > ±300mV > ±300mV ±50mV > ±300mV 
Maximum PLI tolerance - 5mVp-p - 12.6mVp-p 
Area/channel - 0.225mm2 0.013mm2 0.445mm2 
A Noise includes contributions from LNA, SAAF, ADC, and decimation filter. 
B NEF calculation based on 9.26µVrms input-referred noise integrated over 0.5Hz-50kHz, using a 2.93kHz 3dB bandwidth. 
C Includes power and noise of LNA, BPF, and ADC. 
D [3] has features such as activity-based sampling, feature extraction, and signal integrity monitoring (power not included). 
E ADC power quoted for a 2kHz sampling rate.  ECG readout channel in [3] is adaptively sampled at 64Hz or 1024Hz. 
F Includes noise of ECG readout channel and ADC at a gain setting of 62.3dB. 
Fig. 6. Measured chip summary, die photo, and comparison table.
spectively. Fig. 5a shows the input-referred spectrum with an
8mVp−p, 60Hz input. With the notch enabled, the tone is at-
tenuated and the ∆Σ-modulator shapes the DAC quantization
noise to higher frequencies, maintaining the in-band noise floor
to achieve an interference dynamic range of 62dB using just an
8b DAC. Finally, Fig. 5b shows ECG measurements on a male
subject using gel electrodes and unshielded wiring. The PLI is
clearly canceled when the notch filter is enabled.
Conclusion
Fig. 6 shows the chip summary, die photo, and comparison
table. At 0.6V, the single-channel MSFE consumes 1.15µW,
and the integrated peripheral circuits consume 1.71µW. In com-
parison, the same implementation at a supply of 1.5V as in
[4] would require greater than 5µW of additional power. The
combination of a mixed-signal architecture and circuit opti-
mizations at scaled voltages helps to achieve ultra-low-power
operation at 0.6V, demonstrating compatibility with ultra-low-
voltage DSPs.
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